

# Quick Reference Guide to Optimization with Intel® C++ and Fortran Compilers v19.1

For IA-32 processors, Intel® 64 processors, Intel® Xeon Phi™ processors and compatible non-Intel processors.

## Contents

Application Performance .....	2
General Optimization Options and Reports ** .....	3
Parallel Performance ** .....	4
Recommended Processor-Specific Optimization Options ** .....	5
Optimizing for the Intel® Xeon Phi™ x200 product family.....	6
Interprocedural Optimization (IPO) and Profile-Guided Optimization (PGO) Options.....	7
Fine-Tuning (All Processors) ** .....	8
Floating-Point Arithmetic Options .....	10
Processor Code Name With Instruction Set Extension Name Synonym .....	11
Frequently Used Processor Names in Compiler Options.....	11
Intel® C++ Compiler Based on the Modern LLVM* Framework, aka ICC NextGen .....	12
‡ Optimization Notice .....	13

**For product and purchase information, visit the Intel® Software Development Tools site at: <http://intel.ly/sw-dev-tools>.**

§ Intel® Xeon Phi™ processors are supported by compilers within Intel® Parallel Studio XE, but not within Intel® System Studio.

\*\* Several of these options are available for both Intel® and non-Intel microprocessors but they may perform more optimizations for Intel microprocessors than they perform for non-Intel microprocessors.‡

## Application Performance

### A Step-by-Step Approach to Application Tuning with Intel Compilers

Before you begin performance tuning, check correctness of your application by building it without optimization using **/Od (-O0)**.

1. Measure performance using the general optimization options (Windows\* **/O1, /O2 or /O3**; Linux\* and macOS\* **-O1, -O2, or -O3**) to see which one works best for your application. Most users should start at **/O2 (-O2)**, the default, before trying more advanced optimizations. Next, try **/O3 (-O3)** for loop-intensive applications.\*\*
2. Fine-tune performance using processor-specific options such as **/Qx (-x)** or **/arch (-m)**. Examples are **/QxCORE-AVX512 (-xcore-avx512)** for the Intel® Xeon® Scalable processor family and **/arch:SSE3 (-msse3)** for compatible, non-Intel processors that support at least the Intel® SSE3 instruction set. Or **/QxHOST (-xhost)** will use the most advanced instruction set for the processor on which you compiled.\*\*
3. Add interprocedural optimization (IPO), **/Qipo (-ipo)** and/or profile-guided optimization (PGO), **/Qprof-gen** and **/Qprof-use (-prof-gen and -prof-use)**, then measure performance again to determine whether your application benefits from one or both of them.
4. Use Intel® Advisor and Intel® VTune™ Amplifier<sup>††</sup> to help you identify serial and parallel performance “hotspots” within your application that could benefit from further performance tuning. Use the compiler optimization report **/Qopt-report (-qopt-report)** to help identify individual optimization opportunities.
5. Optimize for parallel execution on multi-threaded, multi-core and multi-processor systems using: the auto-parallelization option **/Qparallel (-parallel)**; OpenMP\* pragmas or directives along with the option **/Qopenmp (-qopenmp)**; or by using the Intel® Performance Libraries included with the product.\*\* Use Intel® Inspector to reduce the time to market for threaded applications by diagnosing memory and threading errors and speeding up the development process.
6. Further optimize your application for SIMD through explicit vector programming using the SIMD features of OpenMP. The OpenMP directives you add are automatically recognized with -O2 and higher.
7. On the Intel® Xeon Phi™ x200 processor family, consider adding data prefetching based on the results of step 4.

For more details, please consult the main product documentation at <https://software.intel.com/intel-software-technical-documentation> .

\*\* Several of these options are available for both Intel® and non-Intel microprocessors, but they may perform more optimizations for Intel microprocessors than they perform for non-Intel microprocessors.‡

†† Some features of this product cannot be used on non-Intel microprocessors.

## General Optimization Options and Reports \*\*

Windows*	Linux* & macOS*	Comment
/Od	-O0	<b>No optimization.</b> Used during the early stages of application development and debugging.
/Os /O1	-Os -O1	<b>Optimize for size.</b> Omits optimizations that tend to increase object size. Creates the smallest optimized code in most cases. May be useful in large server/database applications where memory paging due to larger code size is an issue.
/O2	-O2	<b>Maximize speed.</b> Default setting. Enables many optimizations, including vectorization and intra-file interprocedural optimizations. Creates faster code than /O1 (-O1) in most cases.
/O3	-O3	Enables /O2 (-O2) optimizations plus more aggressive loop and memory-access optimizations, such as scalar replacement, loop unrolling, loop blocking to allow more efficient use of cache and additional data prefetching. The /O3 (-O3) option is particularly recommended for applications that have loops that do many floating-point calculations or process large data sets. These aggressive optimizations may occasionally slow down other types of applications compared to /O2 (-O2).
/Qopt-report [:n]	-qopt-report [=n]	Generates an optimization report, by default written to a file with extension <i>.oprpt</i> . <i>n</i> specifies the level of detail, from 0 (no report) to 5 (maximum detail). Default is 2.
/Qopt-report- file:name	-qopt-report- file=name	Writes an optimization report to <i>stderr</i> , <i>stdout</i> or to the file <i>name</i> .
/Qopt-report- phase:name1, name2, ...	-qopt-report- phase=name1, name2,...	Optimization reports are generated for optimization phases <i>name1</i> , <i>name2</i> , etc. Possible phases include: <i>all</i> – Optimization reports for all phases (default) <i>loop</i> – Loop nest and memory optimizations <i>vec</i> – auto-vectorization and explicit vector programming <i>par</i> – auto-parallelization <i>openmp</i> – threading using OpenMP <i>cg</i> – code generation <i>ipo</i> – Interprocedural Optimization, including inlining <i>pgo</i> – Profile Guided Optimization
/Qopt-report- routine:substri ng	-qopt-report- routine= substring	Generates reports only for functions or subroutines whose names contain <i>substring</i> . By default, reports are generated for all functions and subroutines.
/Qopt-report- filter:"string"	-qopt-report- filter="string"	Restricts reports to the file, function or subroutine and/or ranges of line numbers specified by " <i>string</i> ", e.g. "myfile,myfun,1-10".
/Qopt-report- annotate[:fmt]	-qopt-report- annotate[=fmt]	Annotates source listing with optimization information (default off). Possible values of <i>fmt</i> are <i>text</i> (default) or <i>html</i> .

\*\* Several of these options are available for both Intel® and non-Intel microprocessors but they may perform more optimizations for Intel microprocessors than they perform for non-Intel microprocessors.‡

## Parallel Performance \*\*

Windows*	Linux* macOS*	Comment
<b>/Qopenmp</b>	<b>-qopenmp</b>	Multi-threaded code and/or SIMD code is generated when OpenMP* directives are present. For Fortran only, makes local arrays automatic and may require an increased stack size.
<b>/Qopenmp-simd</b>	<b>-qopenmp-simd</b>	SIMD code is generated when OpenMP SIMD directives are present. Default: <b>on at -O2 and higher</b> .
<b>/Qopenmp-stubs</b>	<b>-qopenmp-stubs</b>	Ignores OpenMP directives and links references to OpenMP run-time library functions to stub (dummy) functions assuming single-threaded operation.
<b>/Qparallel</b>	<b>-parallel</b>	The auto-parallelizer detects simply structured loops that may be safely executed in parallel, including the DO CONCURRENT construct, and automatically generates multi-threaded code for these loops.
<b>/Qopt-matmul[-]</b>	<b>-q[no-]opt-matmul</b>	This option enables [disables] identification of matrix multiplication loop nests and replaces them with a compiler-generated matmul library call for improved performance. This option is enabled by default if options <b>/O3 (-O3)</b> and <b>/Qparallel (-parallel)</b> are specified. It has no effect unless option <b>/O2 (-O2)</b> or higher is set.
<b>/Qcoarray[:kywd]</b>	<b>-coarray [=kywd]</b>	Enables the coarray feature of Fortran 2008 (Fortran only). <b>kywd</b> options are <b>shared</b> , <b>distributed</b> , <b>coprocessor</b> and <b>single</b> . See the compiler reference guide for more detail.
<b>/Qcoarray-num-images:n</b>	<b>-coarray-num-images=n</b>	<b>n</b> specifies the number of images that run a coarray executable. <b>Off</b> by default (number of images determined at run-time). (Fortran only)
<b>/Qcoarray-config-file:filename</b>	<b>-coarray-config-file=filename</b>	<b>filename</b> specifies an MPI configuration file (may include a path). Default is <b>off</b> , MPI default settings are used. (Fortran only)
<b>/Qmkl:name</b>	<b>-mkl=name</b>	Links to the Intel® Math Kernel Library (Intel® MKL). Off by default. Possible values of <b>name</b> are: <b>parallel</b> Links the threaded part of Intel MKL (default) <b>sequential</b> Links the non-threaded part of Intel MKL <b>cluster</b> Links cluster and sequential parts of Intel MKL (cluster-specific libraries are not available for macOS*)
<b>/Qtbb</b>	<b>-tbb</b>	Links to Intel® Threading Building Blocks (Intel® TBB). (C++ only)
<b>/Qdaal[:lib]</b>	<b>-daal[=lib]</b>	Links to the Intel® Data Analytics Acceleration Library (Intel® DAAL). <b>parallel</b> is the default value of <b>lib</b> , links to the threaded library. <b>sequential</b> links to a non-threaded library version. (C++ only)

\*\* Several of these options are available for both Intel® and non-Intel microprocessors but they may perform more optimizations for Intel microprocessors than they perform for non-Intel microprocessors.‡

## Recommended Processor-Specific Optimization Options \*\*

Windows*	Linux* macOS*	Comment
<i>/Qxtarget</i>	<i>-xtarget</i>	Generates specialized code for any Intel® processor that supports the instruction set specified by <i>target</i> . The executable will not run on non-Intel processors or on Intel processors that support only lower instruction sets. For possible values of <i>target</i> see <a href="#">Frequently Used Processor Names in Compiler</a> <b>Note:</b> This option enables additional optimizations that are not enabled by the <i>/arch</i> or <i>-m</i> options. On 64 bit macOS, options <b>SSE3</b> and <b>SSE2</b> are not supported.
<i>/arch:target</i>	<i>-mtarget</i>	Generates specialized code for any Intel processor or compatible, non-Intel processor that supports the instruction set specified by <i>target</i> . Running the executable on an Intel processor or compatible, non-Intel processor that does not support the specified instruction set may result in a run-time error. See the table <a href="#">Frequently Used Processor Names in Compiler Options</a> for possible values of <i>target</i> . <b>Note:</b> Specifying a target value of <b>ia32</b> generates non-specialized, generic x86/x87 code. It is supported for IA-32 architecture targets only. It is not supported on macOS*.
<i>/QxHOST</i>	<i>-xhost</i>	Generates instruction sets up to the highest that is supported by the compilation host. On Intel processors, this corresponds to the most suitable <i>/Qx (-x)</i> option; on compatible, non-Intel processors, this corresponds to the most suitable of the <i>/arch (-m)</i> options.
<i>/Qaxtarget</i>	<i>-axtarget</i>	May generate specialized code for any Intel processor that supports the instruction set specified by <i>target</i> , while also generating a default code path. See the table <a href="#">Frequently Used Processor Names in Compiler Options</a> for possible values of <i>target</i> . Multiple values, separated by commas, may be used to tune for additional Intel processors in the same executable, e.g. <i>/QaxAVX,SSE4.2</i> . The default code path will run on any Intel or compatible, non-Intel processor that supports at least <b>SSE2</b> , but may be modified by using in addition a <i>/Qx (-x)</i> or <i>/arch (-m)</i> switch. For example, to generate a specialized code path optimized for the 4 <sup>th</sup> generation Intel® Core™ processor family and a default code path optimized for Intel processors or compatible, non-Intel processors that support at least <b>SSE3</b> , use <i>/QaxCORE-AVX2 /arch:SSE3 (-axcore-avx2 -msse3</i> on Linux* <i>)</i> . At runtime, the application automatically detects whether it is running on an Intel processor, and if so, selects the most appropriate code path. If an Intel processor is not detected, the default code path is selected.
<i>/Qvecabi: cmdtarget</i>	<i>-vecabi= cmdtarget</i>	Compiler creates vector variants of SIMD functions for targets specified by the <i>/Qx</i> or <i>/Qax (-x or -ax)</i> switches above.
<i>/Qopt-zmm-usage:high</i>	<i>-qopt-zmm-usage=high</i>	Enables more aggressive generation of 512 bit SIMD instructions when used with <i>/QxCORE-AVX512</i> (Windows*) or <i>-xcore-avx512</i> (Linux* or macOS*).

Please see the online article [Intel Compiler Options for Intel SSE and Intel AVX Generation and Processor-Specific Optimizations](#) to view the latest recommendations for processor-specific optimization options.

The Intel® Compiler User and Reference Guides are available at [Intel C++ Compiler 19.1 Developer Guide and Reference](#) and [Intel Fortran Compiler 19.1 Developer Guide and Reference](#).

\*\* Several of these options are available for both Intel® and non-Intel microprocessors but they may perform more optimizations for Intel microprocessors than they perform for non-Intel microprocessors.†

## Optimizing for the Intel® Xeon Phi™ x200 product family

Windows*	Linux*	Comment
<b>/Qopt-threads-per-core:n</b>	<b>-qopt-threads-per-core=n</b>	Hint to the compiler to optimize for <i>n</i> threads per physical core, where <i>n=1, 2, 3</i> or <i>4</i> .
<b>/Qopt-prefetch:n</b>	<b>-qopt-prefetch=n</b>	Enables increasing levels of software prefetching for <i>n=0</i> to <i>5</i> .
<b>/Qopt-prefetch-distance=n1[,n2]</b>	<b>-qopt-prefetch-distance=n1[,n2]</b>	Specifies how many vectorized loop iterations ahead to prefetch data. <i>n1</i> is for L2, <i>n2</i> ( $\leq n1$ ) is for L1 cache. Default is off (compiler chooses).
<b>/Qimf-domain-exclusion:n</b>	<b>-fimf-domain-exclusion=n</b>	Specifies special case arguments for which math functions need not conform to IEEE standard. The bits of <i>n</i> correspond to the domains: <b>0</b> – extreme values (e.g. very large; very small; close to singularities); <b>1</b> – NaNs; <b>2</b> – infinities; <b>3</b> – denormals; <b>4</b> – zeros.
<b>/align:array64byte</b>	<b>-align array64byte</b>	Seek to align the start of arrays at a memory address that is divisible by 64, to enable aligned loads and help vectorization. (Fortran only)
<b>/Qopt-assume-safe-padding</b>	<b>-qopt-assume-safe-padding</b>	Asserts that the compiler may safely access up to 64 bytes beyond the end of array or dynamically allocated objects as accessed by the user program. User is responsible for padding. Off by default.

For more optimization detail, see <https://software.intel.com/en-us/articles/intel-xeon-phi-coprocessor-code-named-knights-landing-application-readiness> ; <https://software.intel.com/articles/advanced-optimizations-for-intel-mic-architecture>; and the Intel® Compiler User and Reference Guides at [Intel C++ Compiler 19.1 Developer Guide and Reference](#) and [Intel Fortran Compiler 19.1 Developer Guide and Reference](#).

§ Intel Xeon Phi processors are supported by compilers within Intel® Parallel Studio XE, but not within Intel® System Studio

## Interprocedural Optimization (IPO) and Profile-Guided Optimization (PGO) Options

Windows*	Linux* macOS*	Comment
/Qip	-ip	Single file interprocedural optimizations, including selective inlining, within the current source file.
/Qipo[n]	-ipo[n]	Permits inlining and other interprocedural optimizations among multiple source files. The optional argument <b>n</b> controls the number of object files created. Default for <b>n</b> is <b>0</b> (the compiler chooses).  Caution: This option can in some cases significantly increase compile time and code size.
/Qipo-jobs[n]	-ipo-jobs[n]	Specifies <b>n</b> , the number of commands (jobs) to be executed simultaneously during the link phase of Interprocedural Optimization (IPO). The default is <b>1</b> job.
/Ob2	-finline- functions or -inline-level=2	This option enables function inlining within the current source file at the compiler's discretion. This option is enabled by default at /O2 and /O3 (-O2 and -O3).  Caution: For large files, this option may sometimes significantly increase compile time and code size. It can be disabled by /Ob0 (-fno-inline-functions on Linux* and macOS*)
/Qinline-factor:n	-inline-factor=n	This option scales the total and maximum sizes of functions that can be inlined. The default value of <b>n</b> is 100, i.e., 100% or a scale factor of one.
/Qprof-gen[:kywd]	-prof-gen [=kywd]	Instruments a program for profile generation. <b>kywd= threadsafe</b> allows profile generation for threaded applications. <b>kywd=srcpos</b> and <b>globdata</b> collect additional data useful for function and data ordering.
/Qprof-use	-prof-use	Enables the use of profiling information during optimization.
/Qprof-dir dir	-prof-dir dir	Specifies a directory for profiling output files, *.dyn and *.dpi. (Alternatively, the directory may be specified by the environment variable <b>PROF_DIR</b> ).
/Qprof-gen-sampling	-prof-gen-sampling	Generates additional debug information for use in hardware event based profile generation using Intel® VTune™ Amplifier
/Qprof-use-sampling:file	-prof-use-sampling=file	Enables the use of hardware event based profiling information from <b>file</b> during optimization

## Fine-Tuning (All Processors) \*\*

Windows*	Linux* & macOS*	Comment
<code>/Qunroll[n]</code>	<code>-unroll[n]</code>	Sets the maximum number of times to unroll loops. <b>n=0</b> disables loop unrolling. Default is <code>/Qunroll (-unroll)</code> , which uses default heuristics.
<code>/Qopt-prefetch:n</code>	<code>-qopt-prefetch=n</code>	Enables increasing levels of software prefetching from <b>n=0</b> (default, off) to <b>n=5</b> (aggressive prefetching). Warning: excessive prefetching may result in resource conflicts that degrade performance.
<code>/Qopt-prefetch-issue-excl-hint</code>	<code>-qopt-prefetch-issue-excl-hint</code>	Enables generation of exclusive prefetches (in anticipation of a write) on processors that support the <code>prefetchw</code> instruction.
<code>/Qopt-prefetch-distance:n1[,n2]</code>	<code>-qopt-prefetch-distance=n1[,n2]</code>	Specifies how many vectorized loop iterations ahead to prefetch data. n1 is for L2, n2 ( $\leq n1$ ) is for L1 cache. Default is <b>off</b> (compiler chooses).
<code>/Qopt-block-factor:n</code>	<code>-qopt-block-factor=n</code>	Specifies a preferred loop blocking factor <b>n</b> , the number of loop iterations in a block, overriding default heuristics. Loop blocking, enabled at <code>/O3 (-O3)</code> , is designed to increase the reuse of data in cache.
<code>/Qopt-streaming-stores:mode</code>	<code>-qopt-streaming-stores mode</code>	<b>always</b> Encourages generation of streaming stores that bypass cache, assuming application is memory bound with little data reuse <b>never</b> Disables generation of streaming stores <b>auto</b> Uses default compiler heuristics
<code>/Qrestrict[-]</code>	<code>-[no]restrict</code>	Enables [disables] pointer disambiguation with the <b>restrict</b> keyword. Off by default. (C/C++ only)
<code>/Oa</code>	<code>-fno-alias</code>	May assume no aliasing in the program. Off by default.
<code>/Ow</code>	<code>-fno-fnalias</code>	May assume no aliasing within functions. Off by default.
<code>/Qalias-args[-]</code>	<code>-fargument-[no]alias</code>	Implies function arguments may be aliased [are not aliased]. On by default. (C/C++ only). <b>-fargument-noalias</b> often helps the compiler to vectorize loops in C or C++ involving function array arguments.
<code>/Qansi-alias[-]</code>	<code>-[no]-ansi-alias</code>	Enables [disables] ANSI and ISO C Standard aliasability rules and those in the Fortran standard. Defaults: disabled on Windows*; enabled on Linux* and macOS*.
<code>/Qopt-class-analysis[-]</code>	<code>-q[no]-opt-class-analysis</code>	C++ class hierarchy information is used to analyze and resolve C++ virtual function calls at compile time. If a C++ application contains non-standard C++ constructs, such as pointer downcasting, it may result in different behavior. Off by default, but enabled with <code>/Qipo</code> (Windows*) or <code>-ipo</code> (Linux* and macOS*). (C++ only)
<code>/Qvec-threshold:0</code>	<code>-vec-threshold=0</code>	Asks the compiler to auto-vectorize loops even if it does not expect a performance benefit.
<code>/Qvec[-]</code>	<code>-[no]-vec</code>	Enables [disables] auto-vectorization. On by default at <code>/O2 (-O2)</code>

Windows*	Linux* & macOS*	Comment
<b>/Qstringop-strategy</b> <b>:alg</b>	<b>-mstringop-strategy</b> <b>=alg</b>	Sets algorithm <b>alg</b> to use for buffer manipulation functions such as <i>memcpy</i> and <i>memset</i> . <b>libcall</b> : tells compiler to emit a library call; <b>rep</b> : compiler inlines using <b>rep movs</b> or similar sequences; <b>const_size_loop</b> (default): expands to an inline loop if size is known at compile time and less than <b>[/Q   -m]stringop-inline-threshold</b>
<b>/align: arraynnbyte</b>	<b>-align arraynnbyte</b>	Seek to align the start of arrays at a memory address that is divisible by <b>nn</b> , to facilitate aligned loads and help vectorization. (Fortran only)
<b>/assume:[no]</b> <b>buffered_io</b>	<b>-assume [no]</b> <b>buffered_io</b>	Accumulates data for successive sequential reads or writes into a buffer for more efficient I/O. Default is unbuffered. (Fortran only)
<b>/assume:contiguous_</b> <b>assumed_shape</b>	<b>-assume contiguous_</b> <b>assumed_shape</b>	Asserts that assumed shape dummy arguments will always be contiguous (have unit stride). (Fortran only)
<b>/assume:</b> <b>contiguous_pointer</b>	<b>-assume</b> <b>contiguous_pointer</b>	Asserts that pointer dummy arguments will always be contiguous (have unit stride). (Fortran only)
none	<b>-f[no-] exceptions</b>	For C++, <b>-fexceptions</b> is default and enables exception handling table generation. This may sometimes impede vectorization. <b>-fno-exceptions</b> causes exception specifications to be parsed, but ignored. Any use of try blocks and throw statements will produce an error if any function in the call chain has been compiled with <b>-fno-exceptions</b> . (Linux* only)
<b>/Qfnsplit:n</b>	<b>-fnsplit=n</b>	Conditional code blocks with < <b>n%</b> probability of being reached may be placed in a different code segment. (Linux* and Windows* only)
<b>/Qimf-domain-</b> <b>exclusion:n</b>	<b>-fimf-domain-</b> <b>exclusion=n</b>	Specifies special case arguments for which math functions need not conform to IEEE standard. The bits of <b>n</b> correspond to the domains: 0 – extreme values (e.g. very large; very small; close to singularities); 1 – NaNs; 2 – infinities; 3 – denormals; 4 – zeros.
<b>/align: array64byte</b>	<b>-align array64byte</b>	Seek to align the start of arrays at a memory address that is divisible by 64, to enable aligned loads and help vectorization. (Fortran only)
<b>/Qopt-assume-safe-</b> <b>padding</b>	<b>-qopt-assume-safe-</b> <b>padding</b>	Asserts that the compiler may safely access up to 64 bytes beyond the end of array or dynamically allocated objects as accessed by the user program. User is responsible for padding. <b>Off</b> by default.

\*\* Several of these options are available for both Intel® and non-Intel microprocessors, but they may perform more optimizations for Intel microprocessors than they perform for non-Intel microprocessors.†

## Floating-Point Arithmetic Options

Windows*	Linux* & macOS*	Comment
<b>/fp:name</b>	<b>-fp-model name</b>	Controls tradeoffs between performance, accuracy and reproducibility of floating-point results at a high level. Possible values of <b>name</b> : <b>fast[=1 =2]</b> – Allows more aggressive optimizations at a slight cost in accuracy or reproducibility. (default <b>fast=1</b> ) <b>consistent</b> – Enables consistent, reproducible results between different optimization levels or between different processors of the same architecture. <b>precise</b> – Disallows compiler optimizations that might produce slight variations in floating point results, except for generation of fused multiply-add (FMA) instructions. <b>except</b> – Enforces floating point exception semantics. <b>strict</b> – Enables both the <b>precise</b> and <b>except</b> options and does not assume the default floating-point environment. Suppresses generation of fused multiply-add (FMA) instructions by the compiler.
<b>/Qopt-dynamic-align[-]</b>	<b>-q[no-]opt-dynamic-align</b>	Allows [disables] certain optimizations that depend on data alignment at run-time, and that could cause small variations in floating-point results when the same, serial application is run repeatedly on the same input data. On by default unless <b>/fp:precise</b> or <b>/fp:consistent</b> ( <b>-fp-model precise</b> or <b>-fp-model consistent</b> ) is set.
<b>/Qftz[-]</b>	<b>-[no-]ftz</b>	When the main program or dll main is compiled with this option, denormals (resulting from Intel® SSE or Intel® AVX instructions) at run time are flushed to zero for the whole program (dll). Default is <b>on</b> except at <b>/Od (-OO)</b> .
<b>/Qimf-precision: name</b>	<b>-fimf-precision: name</b>	Sets the accuracy for math library functions. Default is OFF (compiler uses default heuristics). Possible values of <b>name</b> are <b>high</b> , <b>medium</b> and <b>low</b> . Reduced precision may lead to increased performance and vice versa, particularly for vectorized code.
<b>/Qimf-arch-consistency: true</b>	<b>-fimf-arch-consistency=true</b>	Ensures that math library functions produce consistent results across different Intel or compatible, non-Intel processors of the same architecture. May decrease run-time performance. The default is " <b>false</b> " (off) unless <b>/fp:consistent</b> ( <b>-fp-model consistent</b> ) is set.
<b>/Qprec-div[-]</b>	<b>-[no-]prec-div</b>	Improves [reduces] precision of floating point divides. This may slightly degrade [improve] performance. Default is <b>OFF</b> .
<b>/Qprec-sqrt[-]</b>	<b>-[no-]prec-sqrt</b>	Improves [reduces] precision of square root computations. This may slightly degrade [improve] performance.
<b>/Qprotect-parens[-]</b>	<b>-f[no-]protect-parens</b>	Expressions are evaluated in the order specified by parentheses Default is off unless <b>/fp:precise</b> or <b>/fp:consistent</b> ( <b>-fp-model precise</b> or <b>-fp-model consistent</b> ) is set.
<b>/Qfma[-]</b>	<b>-[no-]fma</b>	Suppresses generation of fused multiply-add (FMA) instructions by the compiler (may still be present in run-time libraries).

<b>/Qimf-use-svml</b>	<b>-fimf-use-svml</b>	The compiler uses the Short Vector Math Library (SVML) rather than the Intel® Math Library (LIBM) to implement scalar math functions.
<b>/Qimf-force-dynamic-target</b>	<b>-fimf-force-dynamic-target</b>	Code path through math library functions is selected at run-time based on processor type. Default <b>OFF</b> .
<b>/Qfp-speculation safe</b>	<b>-fp-speculation safe</b>	Compiler disables certain optimizations if there is a risk that these might cause a floating-point exception. Useful to set when floating-point exceptions are unmasked for debugging.

See also <http://software.intel.com/articles/consistency-of-floating-point-results-using-the-intel-compiler>

## Processor Code Name With Instruction Set Extension Name Synonym

[https://en.wikipedia.org/wiki/List\\_of\\_Intel\\_CPU\\_microarchitectures](https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures)

Intel Microarchitecture Code Name	Microarchitecture Instruction Set
ICELAKE-SERVER	No synonym
ICELAKE-CLIENT	No synonym
CANNONLAKE	No synonym
SKYLAKE-AVX512	CORE-AVX512
KNM	MIC-AVX512
KNL	MIC-AVX512
SKYLAKE	CORE-AVX2
BROADWELL	CORE-AVX2
HASWELL	CORE-AVX2
SILVERMONT	SSE4.2
IVYBRIDGE	CORE-AVX-I
SANDYBRIDGE	AVX

## Frequently Used Processor Names in Compiler Options

Intel Microarchitecture Code Name or Instruction Set	<b>-xcode</b> <i>/Qxcode</i>	<b>-axcode</b> <i>/Qaxcode</i>	<b>-arch code</b> <i>/arch:code</i>	<b>-march=code</b> <i>code must be lower case</i>	<b>-mtune=code</b> <i>/tune:code code must be lower case</i>
ICELAKE-SERVER	✓	✓	✓	✓	✓
ICELAKE-CLIENT	✓	✓	✓	✓	✓
CANNONLAKE	✓	✓	✓	✓	✓
SKYLAKE-AVX512	✓	✓	✓	✓	✓
KNM †	✓	✓	✓	✓	✓
KNL †	✓	✓	✓	✓	✓
SKYLAKE	✓	✓	✓	✓	✓
BROADWELL	✓	✓	✓	✓	✓
HASWELL	✓	✓	✓	✓	✓
SILVERMONT †	✓	✓	✓	✓	✓
IVYBRIDGE	✓	✓	✓	✓	✓
SANDYBRIDGE	✓	✓	✓	✓	✓

COMMON-AVX512 Δ	✓	✓			
CORE-AVX512	✓	✓			
MIC-AVX512	✓	✓			
CORE-AVX2	✓	✓	✓	✓	✓
SSE4.2	✓	✓			
CORE-AVX-I	✓	✓	✓	✓	✓
AVX	✓	✓	✓		
corei7-avx				✓	✓
ATOM_SSE4.2	✓	✓			
SSE4.1	✓	✓	✓		
ATOM_SSSE3	✓	✓			
corei7					✓
atom				✓	✓
SSSE3	✓	✓	✓		
SSE3	✓	✓	✓		
SSE2	✓	✓	✓		
SSE			✓		
IA32			✓		
core2			✓		✓
pentiummx					✓
pentiumpro					✓
pentium-m			✓		
pentium4			✓		
pentium3			✓		
pentium			✓		

† Windows\* and Linux\* only

Δ A subset of MIC-AVX512 and CORE-AVX512

## Intel® C++ Compiler Based on the Modern LLVM\* Framework

The Intel C++ Compiler Based on the Modern LLVM\* Framework, often referred to as ICC NextGen, is invoked with the compiler option `-qnextgen`. This option is only available for Windows\* or Linux\* `icc/icl/icpc`. This option and functionality are not available for `icc` on macOS.

Not all compiler options referenced in this Quick Reference Guide are available when compiling with `-qnextgen`. A [porting guide and additional usage information](#) are available.

**For product and purchase information, visit the Intel® Software Development Tools site at:** <http://intel.ly/sw-dev-tools>.

## ‡ Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

Intel, the Intel logo, Intel VTune, Intel Core and Intel Xeon Phi are trademarks of Intel Corporation in the U.S. and other countries.  
\* Other names and brands may be claimed as the property of others. © 2018, Intel Corporation. All rights reserved.